Dear Support Team, Can a generate statement be used in a VHDL description read by alliance? Thanks for your help. - Ian Harris University of Massachusetts, Amherst harris@ecs.umass.edu