This software belongs to the ALLIANCE CAD system from the CAO-VLSI team at
ASIM/LIP6/UPMC laboratory.
LIP6/ASIM
University P. et M. Curie
4, place Jussieu
75252 PARIS Cedex 05
FRANCE
Fax : {33/0} 1.44.27.62.86
E-mail support : alliance-support@asim.lip6.fr
bebus - BEH data structure
bebus is a data structure used in BEH to represent a one-bit bused output port. A port is considered as a bused output when its value is set by at least one deconnectable driver from the inside of the circuit. For an array, each element is represented by a single structure. These are organized in the reverse order of the array's range declaration. bebus has been designed to be used in a simply chained list.
A bebus structure is composed of the following fields.
(struct biabl *) BIABL list of drivers using ABLs to represent expressions
(struct binode *) BINODE list of drivers using BDDs to represent expressions
log(1) , beh(3) , biabl(3) , binode(3) , beh_addbebus(3) , beh_delbebus(3) , beh_frebebus(3) , beh_rmvbebus(3) , namealloc(3)
This tool is under development at the ASIM/LIP6/UPMC laboratory, cao-vlsi
research team.
We need your feedbak to improve documentation and tools.
If you find bugs, please fill-in the form at
http://asim.lip6.fr/alliance/support/bug-report/
Thanks for doing this.