alliance-support '1998
A VHDL behavioral question.


Pei-Hsiuan Chou (chou@norm.dpo.uab.edu)
Wed, 06 May 1998 01:25:15 -0500

To whom it may concern: I am an EE major graduate student at University of Alabama at Birmingham. Currently I am evaluating Alliance for upcoming VLSI design course. I tried to use Alliance to generate a physical layout from VHDL behavioral description which is files with .vbe for Alliance. After reading the overview of Alliance and the addaccu tutorial, the answer is still not clear to me. Would you please help me on this question. If it's possible to generate a chip layout by using Alliance and a VHDL behavioral description file. If the answer is "yes", which Alliance tools and what procedures I should use. Best regards. Pei-Hsiuan Chou University of Alabama at Birmingham Electrical Engineering

 



Alliance Web Site © 1997, 2002 ASIM/LIP6/UPMC, page maintained by Czo [Olivier Sirol] , last updated on 22 March 2001.