alliance-support '2000
Re: Now asimut complains about the vbe file!


Ludovic JACOMME (Ludovic.JACOMME@asim.lip6.fr)
Fri, 3 Mar 2000 09:47:13 +0100

Hi, VASY is not able to translate "un-synthesizable" description. In your description you use two edges clock, which is not legal for synthesis ... VASY gives you an error message : onewait 1662 ERROR more than one event 2 onewait 1849 ERROR Some signals are missing in the sens list slideclock: process(clk,slipsync) begin if (slipsync'event and not slipsync) then -- 1st CLOCK slipinternal<=1; end if; if (clk'event and slipinternal and not clk) then -- 2nd CLOCK slopinternal<=1; slipinternal<=0; end if; if (clk'event and slopinternal and not clk) then slopinternal<=0; end if; slipclk<=clk and not slopinternal; end process slideclock; On the other hand, there are syntax errors in your pattern file. You can find a correct one, attached to this mail. On Thu, Mar 02, 2000 at 10:00:50PM -0500, Pierre Abbat wrote: > I made the vbe file and prepared a pattern file (by hand; I'll write a program > later), then ran asimut on them. It complained about parse errors and illegal > concurrent statements in the vbe file. Why does it complain about the output of > vasy, which is supposed to be what it wants? It also complains about > uninitialized signals. > > phma Get the last version of VASY, using the following link : http://asim.lip6.fr/~ludo/ludo/recherche_gb.html (_) ___ Ludovic JACOMME _ _ ( ) ( ) ( ) ( 6 ) Laboratoire LIP6, Equipe ASIM ( ) (_) ( _ ) Couloir 55-65, 2eme etage, ( )___ ( ) Universite P. et M. Curie (P6) (_____) (_) 4 place Jussieu, 75252 Paris Cedex 05 Tel: (33) 01.44.27.54.15 Fax: (33) 01.44.27.72.80 ICQ: 62526530 mailto: Ludovic.Jacomme@asim.lip6.fr http: //asim.lip6.fr/~ludo

 



Alliance Web Site © 1997, 2002 ASIM/LIP6/UPMC, page maintained by Czo [Olivier Sirol] , last updated on 22 March 2001.