This software belongs to the ALLIANCE CAD system from the CAO-VLSI team at
ASIM/LIP6/UPMC laboratory.
LIP6/ASIM
University P. et M. Curie
4, place Jussieu
75252 PARIS Cedex 05
FRANCE
Fax : {33/0} 1.44.27.62.86
E-mail support : alliance-support@asim.lip6.fr
DP_RFG2C0 - Register File
#include <fpgen.h>
void DP_RFG2C0(
char *InstName, /* Instance name */
long RegNB , /* Number of Registers */
char *SigAr0 , /* IN First read data adress CTRL */ char *SigAr1 , /* IN Second read data adress CTRL */ char *SigWe , /* IN Write enable CTRL */ char *SigAw , /* IN Write data adress CTRL */ char *BusI , /* IN Write data input DATA */ char *BusO0 , /* OUT First read data output DATA */ char *BusO1 , /* OUT Second read data output DATA */ char *SigCk , /* IN Clock input DATA */ EOL);
DP_RFG2C0 creates a two-read and one-write register file of RegNB registers
and then instanciates it with the name InstName. The register bitsize
is the full wide of the current data-path, set by the previous call
to the function DP_DEFLOFIG. The first register R0 is hardwired to the
constant zero.
The environment variable MBK_CATA_LIB have to contain an additionnal
library path when using this macro-function, see fpgen(1)
for more
details.
Operator wide : Depends on the data-path wide and RegNB.
DP_RFG2C0("rfg0_instance0", 8, read_adress0[2:0] , read_adress1[2:0] ,
rfg(1) , fpgen(1) , dpr(1) , genlib(1) , mbk(1) , DP_DEFLOFIG(3) , DP_SAVLOFIG(3) , DP_LOCON(3) , DP_IMPORT(3) , DP_INV(3) , DP_BUSE(3) , DP_AND2(3) , DP_NAND2(3) , DP_AND3(3) , DP_NAND3(3) , DP_OR2(3) , DP_NOR2(3) , DP_OR3(3) , DP_NOR3(3) , DP_XOR2(3) , DP_XNOR2(3) , DP_NAND2MASK(3) , DP_NOR2MASK(3) , DP_XNOR2MASK(3) , DP_CONST(3) , DP_NMUX2CS(3) , DP_MUX2CS(3) , DP_MUX3CS(3) , DP_MUX4CS(3) , DP_MUX5CS(3) , DP_BUSE(3) , DP_NBUSE(3) , DP_ADD2F(3) , DP_ADSB2F(3) , DP_SHIFT(3) , DP_MULT(3) , DP_MULTP(3) , DP_NUL(3) , DP_PDFF(3) , DP_PDFFR(3) , DP_PDFFT(3) , DP_PDFFRT(3) , DP_RFG1C0(3) , DP_RFG1CC(3) , DP_RFG2C0(3) , DP_RFG2CC(3) ,
This tool is under development at the ASIM/LIP6/UPMC laboratory, cao-vlsi
research team.
We need your feedbak to improve documentation and tools.
If you find bugs, please fill-in the form at
http://asim.lip6.fr/alliance/support/bug-report/
Thanks for doing this.