alliance-users '2000
RISC


Andres Farfan (nafraf@hotmail.com)
Mon, 21 Feb 2000 05:25:27 PST

Hello, We are students of electronic engineering in the Universidad Javeriana at Cali, Colombia. We worked with Alliance 3.2b building small circuits like multiplexers, counters and decoders, beginning with a behavioural description and using SCMAP. Now we have Alliance 4 and need to develop a 16 bit RISC microprocesor. I have the following modules: (ALU_DATAPATH), (REGISTER_FILE), (PC_DATAPATH), (INSTRUCTION_PIPE) and (CONTROL_LOGIC). This design was taken from the book "Principles of CMOS VLSI design: A system perspective" by Neil H. E. Weste, Karman Eshragian. There are problems with the design methodology: -Should I to develop the modules as behavioural or as structural descriptions? -Then, How Can I link the modules? -How can I build a register file? I'm trying to use rfg, which give me a behavioural description (a 128 regs of 16 bits), but when I try to use SCMAP the tool give me error messages like "'w_r_b' n'est pas un virtuel" or "no solution: (latch 2 auxsc1431 auxsc1432) -What are "virtual connectors" WHERE could find I a book or tutorial or something else about Alliance, which develop a design using hierachy (little modules -> big modules -> whole design) We thanks any help you can send us..... RAFAEL BECERRA ANDRES FARFAN -------------------------------------------------------------- ______________________________________________________ Get Your Private, Free Email at http://www.hotmail.com

 



Alliance Web Site © 1997, 2002 ASIM/LIP6/UPMC, page maintained by Czo [Olivier Sirol] , last updated on 22 March 2001.