alliance-support '02
Re: Tri-State Buffer


Vaclav Peroutka (vaclavp@s3group.cz)
Fri, 01 Feb 2002 11:28:30 +0100

Did not work "output <= input when en = '1' else 'Z'" ? Vaclav GIIE wrote: > Hello sir, > > Pls could you help me with the following: > > 1. I do not know if its possible with Alliance, but I would like to > implement a Tri-State Buffer. > For example, I have the following truth-table: > > en input Output > ------------------------------ > 0 0 Z > 0 1 Z > 1 0 1 > 1 1 1 > > My question is about the 'Z' output. How do I write the VHDL code to > implement the 'Z' output. >

 



Alliance Web Site © 1997, 2002 ASIM/LIP6/UPMC, page maintained by Czo [Olivier Sirol] , last updated on 01 February 2002.