This software belongs to the ALLIANCE CAD system from the CAO-VLSI team at
ASIM/LIP6/UPMC laboratory.
LIP6/ASIM
University P. et M. Curie
4, place Jussieu
75252 PARIS Cedex 05
FRANCE
Fax : {33/0} 1.44.27.62.86
E-mail support : alliance-support@asim.lip6.fr
DP_PDFFRT - D Flip-Flop with scan-path, write enable and reset.
#include <fpgen.h>
void DP_PDFFRT(
char *InstName, /* Instance name */
long Width , /* Number of bits */
long Slice , /* Index of the bottom slice */
char *SigScin , /* IN Scan-Path Input CTRL */ char *SigTest , /* IN Scan-Path Enable CTRL */ char *SigReset, /* IN Reset CTRL */ char *SigWen , /* IN Write Enable CTRL */ char *SigCK , /* IN Clock CTRL */ char *BusD , /* IN Data Input DATA */ char *BusQ , /* OUT Direct Output DATA */ char *BusNQ , /* OUT Complemented Output DATA */ EOL);
DP_PDFFRT creates a D Flip-Flop with a scan-path support a write
enable and a reset. The scan-path is active wen the input signal SigTest
is set to 1". Notice that the write enable take effect only in normal
mode.
DP_PDFFRT build an operator of Width bits wide and then instanciates
it with the name InstName. The maximal authorized value for Width is the
full width of the current data-path, set by the previous call to the function
DP_DEFLOFIG. In the layout the leaf cells are placed on the slices
numbered from Slice to Slice+Width-1 (the bottom slice of the whole datapath
is numbered zero).
Operator wide : 98 lambdas.
DP_PDFFRT("pdffrt_instance", 32,
fpgen(1) , dpr(1) , genlib(1) , mbk(1) , DP_DEFLOFIG(3) , DP_SAVLOFIG(3) , DP_LOCON(3) , DP_IMPORT(3) , DP_INV(3) , DP_BUSE(3) , DP_AND2(3) , DP_NAND2(3) , DP_AND3(3) , DP_NAND3(3) , DP_OR2(3) , DP_NOR2(3) , DP_OR3(3) , DP_NOR3(3) , DP_XOR2(3) , DP_XNOR2(3) , DP_NAND2MASK(3) , DP_NOR2MASK(3) , DP_XNOR2MASK(3) , DP_CONST(3) , DP_NMUX2CS(3) , DP_MUX2CS(3) , DP_MUX3CS(3) , DP_MUX4CS(3) , DP_MUX5CS(3) , DP_BUSE(3) , DP_NBUSE(3) , DP_ADD2F(3) , DP_ADSB2F(3) , DP_SHIFT(3) , DP_MULT(3) , DP_MULTP(3) , DP_NUL(3) , DP_PDFF(3) , DP_PDFFR(3) , DP_PDFFT(3) , DP_PDFFRT(3) , DP_RFG1C0(3) , DP_RFG1CC(3) , DP_RFG2C0(3) , DP_RFG2CC(3) ,
This tool is under development at the ASIM/LIP6/UPMC laboratory, cao-vlsi
research team.
We need your feedbak to improve documentation and tools.
If you find bugs, please fill-in the form at
http://asim.lip6.fr/alliance/support/bug-report/
Thanks for doing this.