lax - Parameter file for logic synthesis
This software belongs to the ALLIANCE CAD system from the CAO-VLSI team at
ASIM/LIP6/UPMC laboratory.
LIP6/ASIM
University P. et M. Curie
4, place Jussieu
75252 PARIS Cedex 05
FRANCE
Fax : {33/0} 1.44.27.62.86
E-mail support : alliance-support@asim.lip6.fr
filename.lax
The .lax file contains user modifiable parameters that lead to different logic synthesis.
Circuit Interfce
ENTITY digia IS
PORT (
ARCHITECTURE behaviour_data_flow OF digia IS
## This line is a comment
## The following parameters are used in bop scmap and netoptim
## Set the Optimisation Mode (0..4)
## 0 : full area optimisation
## 2 : 50% area, 50% delay
## 4 : full delay optimisation
#M{4}
## Set the Optimisation Level (1..5)
## 1 : poor optimisation - small computation time
## 5 : best optimisation - long computation time
#L{5}
## Set the list of delayed inputs
## This can be used to delay some primary inputs of
## the circuit. Delay is in ns (nano-seconds).
## Those signals are taken into account to optimise
## the global delay of the circuit.
#D{
i(3)
:300;
i(0):100;
jour:120;
}
## Set the list of early outputs
## Some outputs may be critical. They can be
## optimized in delay before others regardless
## of the optimisation mode.
#E{
porte;
ep_3;
}
## Set the list of auxiliary (intermediate) signals to keep
## This can be used to decrease the memory consuption
## when trying to reorder Bdds. Those signals wont
## be reordered.
#S{
cs_ea;
ef_0;
ef_1;
ef_e4;
}
## The following parameters are used for whith C4
## Number of serial transistor in N-graph #N{4}
## Number of serial transistor in P-graph #P{4}
## The following parameters are used for whith netoptim ## (Delayed --#D--inputs are also used)
## Fanout factor : the max fanout of the ## output connector is multiplied by this factor #T{1000}
## Input Capacitance : The primary inputs of the circuit
## can have fanout values. (in fF)
#F{
jour:50;
}
## Output Capacitance : The primary outputs of the circuit
## can have capacitance. (in fF)
#C{
porte:50;
}
## Input Impedance (in Ohms)
#I{
jour:5000;
}
## Buffered Input : this is a list of primary inputs whith
## the number of buffer you want to add.
#B{
clock:1;
}
bop(1) , glop(1) , scmap(1) , c4map(1) ,
This tool is under development at the ASIM/LIP6/UPMC laboratory, cao-vlsi
research team.
We need your feedbak to improve documentation and tools.
If you find bugs, please fill-in the form at
http://asim.lip6.fr/alliance/support/bug-report/
Thanks for doing this.