alliance-support '01
SCR problems


Benjamin Bishop (bishop@cs.uga.edu)
Sun, 15 Apr 2001 13:08:38 -0400

Hi, I'm having some problems with the SCR tool. I created a vhdl description of an inverter and ran it through scmap. Now I am using that as an input to SCR. I am not getting any error message, it just says: Loading logical view : inv Placing logical view : inv Loading SCP data base ... Original width : 15 Generating initial placement ... 1 cells 4 nets in 1 rows Placement in process of treatment : 0% It doesn't progress beyond 0% even with a large amount of time. It appears to be doing something according to 'top'. Any ideas about what could be going wrong? The command I am running is 'scr -p -r inv inv'. I've attached the relevant source files. Thanks, Benjamin Bishop Assistant Professor of Computer Science University of Georgia, USA

entity inv is port ( a : in bit; b : out bit ); end inv; architecture inv_design of inv is begin with a select b <= "0" when "1", "1" when "0"; end inv_design;

-- VHDL structural description generated from `inv` -- date : Sun Apr 15 12:19:24 2001 -- Entity Declaration ENTITY inv IS PORT ( a : in BIT; -- a b : out BIT; -- b vdd : linkage BIT; -- vdd vss : linkage BIT -- vss ); END inv; -- Architecture Declaration ARCHITECTURE VST OF inv IS COMPONENT inv_x1 port ( i : in BIT; -- i nq : out BIT; -- nq vdd : in BIT; -- vdd vss : in BIT -- vss ); END COMPONENT; BEGIN b : inv_x1 PORT MAP ( vss => vss, vdd => vdd, nq => b, i => a); end VST;

 



Alliance Web Site © 1997, 2002 ASIM/LIP6/UPMC, page maintained by Czo [Olivier Sirol] , last updated on 18 April 2001.