What's the difference between std_logic and bit in VHDL? The VHDL tutorial I found on the Net uses std_logic, but Alliance uses bit. phma