Sir, I would be very much interested in finding out about whether alliance can accept an RTL VHDL netlist (generated by Exemplar's Leonardo) for a given Gate Array Tech and proceed to layout completion (inc scan insertion). Thank you Vassilios Chouliaras